Altera
Altera

Senior FPGA IP Design Engineer

Altera
Bengaluru, KA, IN
Full-timeOn-site5+ yrs
3ds ago0 view0 clicked apply

Build, Review & Tailor Your Resume with AI (Create an ATS-friendly resume, improve it, and tailor it for this job instantly.)

Job Details:

Job Description:

We are seeking a Senior FPGA Soft IP Development Engineer to own the architecture, micro-architecture, and parameterizable RTL design of high-performance soft intellectual property (IP) blocks. In this role, you will be responsible for developing critical system-level IP cores—including advanced AMBA AXI Interconnect IP - ensuring their portability, scalability, and timing closure across diverse FPGA architectures.


Responsibilities


  • Own micro-architecture definition and RTL design for critical blocks such as schedulers, command pipelines, coherency/ordering logic, and system interfaces
  • Collaborate closely with the verification team to shape test plans and improve verification coverage
  • Work with the physical design team to understand and resolve timing, power, and congestion challenges
  • Work with the verification team on regression failure debug and root cause, and provide RTL fixes if necessary
  • Provide technical support to the FAE team on pre-sales customer engagements
  • Provide technical support to the AE team on post-sales customer deliveries
  • Apply working knowledge of CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing) analysis within the design flow
  • Develop RTL micro-architecture from scratch
  • Provide technical guidance and mentorship to other engineers while remaining a hands-on individual contributor

Required Qualifications & Technical Skills

  • Education & Experience: bachelor’s or master’s degree in electrical engineering, Computer Engineering, or a related field with 5+ years of dedicated RTL/FPGA design experience.
  • Protocol Expertise: Deep, hands-on knowledge of the AMBA AXI4 protocol suite and high-speed memory interfaces.
  • Toolchains: Proficiency with FPGA implementation tools and EDA simulation software (Siemens Questa/Modelsim, Synopsys VCS).
  • Scripting: Strong scripting skills in Python, Tcl, or Perl for build automation and test automation.

Qualifications:

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

Bengaluru, Karnataka, India

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
RESUME BUILDER

Build Your Resume for Free in Minutes

Create ATS-friendly resumes with modern templates and AI-powered suggestions.

ATS Friendly
Rohan SharmaMarketing Manager

Professional Summary

Experience

ATS Friendly
RESUME REVIEW

Get Your Resume
Reviewed for Free

Discover missing skills, ATS issues, and get personalized suggestions to improve your chances.

Secure
92%
ATS Score
Review SummaryGood keywordsWell-structuredAdd metrics
Improve your score with the suggestions.
RESUME TAILORING

Tailor Your Resume for This Job

Match your resume to this job's requirements in one click.

96%Match